![Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs | SpringerLink Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1007%2Fs42835-020-00648-7/MediaObjects/42835_2020_648_Fig1_HTML.png)
Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs | SpringerLink
![High-performance top and bottom double-gate low-temperature poly-silicon thin film transistors fabricated by excimer laser crystallization - ScienceDirect High-performance top and bottom double-gate low-temperature poly-silicon thin film transistors fabricated by excimer laser crystallization - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0038110107003619-gr1.jpg)
High-performance top and bottom double-gate low-temperature poly-silicon thin film transistors fabricated by excimer laser crystallization - ScienceDirect
![Lecture 18 OUTLINE The MOS Capacitor (cont'd) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu. - ppt download Lecture 18 OUTLINE The MOS Capacitor (cont'd) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu. - ppt download](https://images.slideplayer.com/26/8421523/slides/slide_9.jpg)
Lecture 18 OUTLINE The MOS Capacitor (cont'd) – Effect of oxide charges – Poly-Si gate depletion effect – V T adjustment Reading: Pierret ; Hu. - ppt download
![Fabrication of high performance thin-film transistors via pressure-induced nucleation | Scientific Reports Fabrication of high performance thin-film transistors via pressure-induced nucleation | Scientific Reports](https://media.springernature.com/full/springer-static/image/art%3A10.1038%2Fsrep06858/MediaObjects/41598_2014_Article_BFsrep06858_Fig1_HTML.jpg)
Fabrication of high performance thin-film transistors via pressure-induced nucleation | Scientific Reports
![a) P+ poly-Si gate NMOS, M1 and b) N+ poly-Si gate NMOS, M2 showing... | Download Scientific Diagram a) P+ poly-Si gate NMOS, M1 and b) N+ poly-Si gate NMOS, M2 showing... | Download Scientific Diagram](https://www.researchgate.net/publication/348503607/figure/fig5/AS:999392442056708@1615285134330/Energy-band-diagrams-of-a-M1-b-M2-MOS-capacitors-in-weak-inversion-condition-for_Q320.jpg)
a) P+ poly-Si gate NMOS, M1 and b) N+ poly-Si gate NMOS, M2 showing... | Download Scientific Diagram
![FEOL (Front End of Line: substrate process, the first half of wafer processing) 3. Gate oxidation and gate formation | USJC:United Semiconductor Japan Co., Ltd. FEOL (Front End of Line: substrate process, the first half of wafer processing) 3. Gate oxidation and gate formation | USJC:United Semiconductor Japan Co., Ltd.](https://www.usjpc.com/wp/wp-content/themes/test_usjpc/images/tech-intro/process/gate/en_fig3-4-e_tcm102-2437029.jpg)
FEOL (Front End of Line: substrate process, the first half of wafer processing) 3. Gate oxidation and gate formation | USJC:United Semiconductor Japan Co., Ltd.
![A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory | SpringerLink A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory | SpringerLink](https://media.springernature.com/lw685/springer-static/image/art%3A10.1186%2F1556-276X-9-603/MediaObjects/11671_2014_Article_2346_Fig1_HTML.jpg)
A single poly-Si gate-all-around junctionless fin field-effect transistor for use in one-time programming nonvolatile memory | SpringerLink
P-type and N-type multi-gate polycrystalline silicon vertical thin film transistors based on low-temperature technology
![a) P+ poly-Si gate NMOS, M1 and b) N+ poly-Si gate NMOS, M2 showing... | Download Scientific Diagram a) P+ poly-Si gate NMOS, M1 and b) N+ poly-Si gate NMOS, M2 showing... | Download Scientific Diagram](https://www.researchgate.net/publication/348503607/figure/fig2/AS:999392442073089@1615285134253/a-P-poly-Si-gate-NMOS-M1-and-b-N-poly-Si-gate-NMOS-M2-showing-gate-oxide-bulk.png)
a) P+ poly-Si gate NMOS, M1 and b) N+ poly-Si gate NMOS, M2 showing... | Download Scientific Diagram
![3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary's influence | Scientific Reports 3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary's influence | Scientific Reports](https://media.springernature.com/full/springer-static/image/art%3A10.1038%2Fs41598-022-18682-y/MediaObjects/41598_2022_18682_Fig1_HTML.png)
3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary's influence | Scientific Reports
![Schematic of polysilicon gate etch process showing silicon loss through... | Download Scientific Diagram Schematic of polysilicon gate etch process showing silicon loss through... | Download Scientific Diagram](https://www.researchgate.net/publication/260513523/figure/fig1/AS:392449764675591@1470578723440/Schematic-of-polysilicon-gate-etch-process-showing-silicon-loss-through-plasma-grown.png)